CMOS Body Driven Quaternary Logic Generator
نویسندگان
چکیده
– This paper is about the design, simulation and study of a CMOS quaternary logic generator having a single stage CMOS body driven design. The interest of design is that the circuit consists of only one CMOS circuit, reducing the chip area and also only two supply rails is required to drive the complete circuitry. The multi-valued logic generator, designed here is also demonstrated with and without enable circuitry too. The design has been implemented with 1.8micrometer CMOS technology on Cadence virtuoso schematic Editor.
منابع مشابه
A Performance Driven Module Generator for a Dual-Rail PLA with Embedded 2-Input Logic Cells
This paper describes the design and development of a module generator for a dual-rail PLA with embedded 2-input logic cells for 0.35 μm CMOS technology. In order to automatically generate logic-cell based PLA layouts from circuit specifications, a module generator as a design automation tool of logic-cell based PLA is developed with a structural improvement. This module generator is based on a ...
متن کاملA Novel Method Design Multiplexer Quaternary with CNTFET
Background and Objectives: In recent decades, due to the effect of the short channel, the use of CMOS transistors in the nanoscale has become a major concern. One option to deal with this issue is the use of nano-transistors. Methods: Using nano-transistors and multi-valued logic (MVL) can reduce the level of chips and connections and have a direct impact on power consumption. The present study...
متن کاملQuaternary Logic Look up Table for Cmos Circuits
Interconnections are increasingly one of the dominant contributors to delay, area and energy consumption in CMOS digital circuits now a days. Multiple Valued Logic (MVL) can decrease the average power required for level transitions and also the number of required interconnections are reduced. So the impact of interconnections on overall energy consumption is reduced. In this paper, a quaternary...
متن کاملA CMOS Binary Adder Using a Quaternary Ganged-Logic Internal Node
This paper describes the design of a novel CMOS binary fulladder structure which incorporates four-valued signalling internally. A biased CMOS pseudo-lineaadder provides a quaternary signal representing the number of ones in the three binary inputs. Three area-ratioed CMOS inverters interpret this to provide three binary signals which, combined in conventional static CMOS logic, generate the su...
متن کاملQuaternary Logic Circuits in 2-jum CMOS Technology
Novel quaternary logic circuits, designed in 2-u.m'CMOS technology, are presented. These include threshold detector circuits with an improved output voltage swing and a simple binary-to-quaternary encoder circuit. Based on these, the literal circuits, the quaternary-tobinary decoder, and the quaternary register designs are derived. A novel scheme for improving the power-delay product of pseudo-...
متن کامل